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Abstract
Amorphous oxide semiconductors (AOS) have been extensively studied for their appli-
cation in thin-film electronics; an area which is currently dominated by hydrogenated
amorphous silicon (a Si:H) technology. Indium-gallium-zinc oxide (IGZO) has gar-
nered most of the AOS materials focus due to its high carrier mobility and process
simplicity. When modifying an existing process flow for fabrication of TFTs, the
effect of each modification on the electrical characteristics must be determined. The
compatibility of the process with the constraints of a glass substrate must also be
considered. A new test chip layout was created that enables the fabrication of TFTs
with a variety of electrode configurations including top-gate, bottom-gate, double-
gate, and either staggered or co-planar source/drain regions. TFTs were fabricated
on glass and oxidized silicon substrates, consisting of sputter-deposited IGZO sur-
rounded by SiO2 dielectric layers, an oxidizing ambient anneal treatment, and a
capping layer deposited by atomic layer deposition (ALD). Electrical characteristics
from each process treatment and gate configuration were compared, with some noted
differences in device operation related to process integration. A SPICE level 2 com-
patible IGZO TFT model was developed, with extracted parameter values providing
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Prior to the development of active-matrix LCDs (AM-LCDs) the passive-matrix was
the standard for LCDs. In a passive matrix LCD, a grid is created by using one glass
substrate to address the rows and the other substrate to address the columns. In
order to turn on a pixel, a voltage signal is sent to the corresponding column and
the respective row is grounded to complete the circuit. However, direct addressing
of the pixel has two major drawbacks; slow response time and poor voltage control.
Also, when directly addressing a pixel a leakage path is present that allows adjacent
pixels to be turned on. On the other hand, an active matrix LCD addresses the pixel
through a transistor which eliminates the leakage paths. As such, AM-LCDs have
dominated the display industry. An example of a simple active-matrix circuit can be
seen in Fig. 1.1 which consists of a switching Thin-Film Transistor (TFT), storage
capacitor, and liquid crystal.
In order for a pixel to be turned on in an AM-LCD there must be an appropriate
voltage applied to the data line and the pixel must be addressed through the scan
line. Once the storage capacitor has fully charged the scan line is disconnected, thus
the pixel is no longer addressed, and the TFT is turned off. Voltage is maintained
across the liquid-crystal by the storage capacitor until the pixel is addressed again.
High contrast ratios may be achieved by precisely controlling the voltage applied to
1





Figure 1.1: Equivalent circuit of active matrix display. A liquid crystal and storage
capacitor are connected in parallel being driven by a TFT that is connected to the scan
and data circuits.
the liquid crystal, thus allowing a precise amount of light through the display. For
organic light-emitting diode (OLED) displays precise control of pixel illumination can
be achieved by controlling current injected into the OLED.
With advances in display technology, more stringent manufacturing and perfor-
mance requirements are necessary. As display technology progresses to generation 10,
which uses a substrate that is roughly 3 m×3 m, large area uniformity becomes a major
concern. Electrical uniformity requirements are more demanding for OLED displays
due to the high sensitivity of brightness on the drain current of the driving TFT.
Another requirement is that the semiconductor material must be low-temperature
compatible, as they are typically fabricated on glass substrates with a thermal tol-
erance around 600 ◦C. Finally, with decreasing aspect ratios in high pixel density
displays it is advantageous for TFTs to be transparent to visible light.
1.2 Current Technology and Limitations
In the semiconductor industry, crystalline silicon is the undisputed leading technology
platform. As a result silicon has been extensively studied over the past 60 years
making it the most understood semiconducting material. Not surprisingly silicon
became the dominant technology in the display industry. Rather than crystalline bulk
2
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silicon, thin-film hydrogenated amorphous silicon (a-SI:H) is the channel material for
TFTs.
The use of a-SI:H is attractive as it is low-temperature compatible and can be
deposited with plasma-enhanced chemical-vapor deposition (PECVD) below 350 ◦C.
It has good large area uniformity due to its amorphous structure and it is a well
understood, low-cost material.
Figure 1.2: Mobility requirements for current and future displays [1].
Several challenges emerge with the demanding requirements of next generation
displays. High pixel density displays and fast switching speed applications require
a high-mobility semiconductor for improved current drive to minimize delay times
[2, 3]. A 50-inch AM-LCD with copper bus lines was used to determine the estimated
mobility requirements shown in Fig. 1.2. These values roughly double when consider-
ing a 70-inch AM-LCD due to increased delay times [1]. This is a major drawback for
a-SI:H whose mobility is around 1 cm2/V s. Another disadvantage with a-SI:H is its
bias stress instability. A 20 % change in brightness can occur if the driving TFTs VT
shifts by 0.1 V [4]. As such, a-SI:H is not a viable material for TFTs driving organic
3
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light emitting diodes (OLEDs). While compensation circuits exist which cancel out
VT errors exist and make it possible to use a-SI:H as an OLED driver, the added
complexity reduces yield, driving costs up. One example of such a circuit can be seen
in Fig. 1.3.
Figure 1.3: Active matrix VT compensation circuit utilizing 4 TFTs and 2 storage capac-
itors [5].
1.3 Candidates to Replace a-SI:H
In order to meet the driving demand of the display industry, several candidates to
replace a-SI:H are being investigated; some can be seen in Table 1.1. Low-temperature
polycrystalline silicon (LTPS) fulfills the mobility requirements and is at least an order
of magnitude greater than its amorphous counterpart. It is also stable enough under
bias stress that it can be used to drive OLEDs without a compensation circuit. Also,
as a result of the fabrication process CMOS transistors are able to be realized and as
such their benefits may be utilized. LTPS is formed by depositing a-SI:H and then
crystallized by excimer laser annealing (ELA). This technique is appealing because of
its ability to crystallize the a-SI:H without heating the substrate. Significant issues
4
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with this process are the high cost and large-scale electrical uniformity issues. As such,
it is a suitable candidate for small form displays like cellphones and tablets rather
than larger substrates, like Gen 10 displays. Amorphous-oxide semiconductors, such
as IGZO, are another contender to replace a-SI:H. This is due to their high electron
mobility compared to a-SI:H. These materials can have a lower density of tail-states
associated with the conduction band making them less sensitive to bias stress than
a-SI:H [2, 4]. They also don’t suffer from electrical non-uniformities like LTPS due
to their amorphous structure and are low-temperature compatible. As such, unlike
LTPS, they are suitable candidates for large form displays.
Table 1.1: Comparison of a-SI:H, Poly-Si, and a-IGZO as TFT channel materials [2, 4].
Channel Material TFT Type
Channel Mobility
(cm2/V s)
Leakage Current TFT Uniformity
a-Si:H NMOS <1 Good Good
LTPS CMOS >100 Fair Fair
IGZO NMOS ≈ 10 Excellent Good
1.4 Brief History of Oxide-Semiconductors
The first oxide-semiconductors came into use after the publication of a CdS TFT
in 1962 [6]. Following this, several binary TFTs were demonstrated including In2O3
in 1964, ZnO in 1968 and SnO2 in 1970. The first AM-LCD was demonstrated in
1973 using CdSe TFTs and following this a-SI:H took over the market. ZnO saw
revitalized interest in 2003 when shortcomings of a-SI:H TFTs were first becoming
apparent. Since then several new ternary and quaternary AOS have been developed
to address electrical performance and stability challenges present in binary oxide-
semiconductors [2].
5
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1.5 Motivation For The Development of IGZO TFTs
Amorphous indium-gallium-zinc-oxide (a-IGZO) is a promising material that has
gained interest in the flat panel display (FPD) industry due to its high electron
mobility, which is about an order of magnitude larger than a-SI:H and similar to
that of ZnO. The 4 atom composition frustrates crystallization even under higher
temperature annealing (≥400 ◦C). This is in contrast to ZnO and as a result the
film can achieve better large area uniformity while being deposited by sputtering.
The threshold voltage of IGZO is also much lower than ZnO. It is hypothesized that
this is due to gallium suppression of the free electrons [7]. IGZO is low-temperature
deposition compatible and exhibits high ON/OFF current ratios [2, 4]. IGZO is also
less sensitive to illumination induced instability than a-SI:H, resulting in improved
device reliability. Additionally it is compatible with processing techniques currently
used with a-SI:H ensuring a quick transition when integrating with high-volume man-
ufacturing at a low cost [2, 3, 8]. AOS are typically more stable than a-SI:H with
regard to temperature bias stress, and illumination bias stress testing. This is the
result of a lower number of tail states near the conduction band [9]. The perfor-
mance improvement of IGZO over a-Si:H is especially evident in Fig. 1.4 where, when
normalized by device width the IGZO TFT current drive is approximately 1.5 times
larger than the a-Si:H TFT despite being roughly 10 times longer in channel length.
This allows IGZO devices to operate at lower voltages and can result in reduced power
consumption.
6
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Figure 1.4: Comparison of a-Si:H and un-passivated IGZO TFT ID-VGS transfer charac-
teristics with dimensions of W/L = 30/5 µm and W/L = 100/48 µm, respectively. [10, 11].
Several challenges with a-IGZO must be overcome before it is widely adopted in
the flat panel display industry. Storage ambient could cause the electrical properties
of the film to change, necessitating a passivation material being deposited on the
back-channel of a bottom-gate TFT to ensure device stability. IGZO is not a chem-
ically robust material, necessitating lift-off processing following the active area etch.
Process-induced damage is also a concern whenever plasma processes are considered




This chapter will provide an overview of the preliminary research that was performed.
This consists of a discussion of bottom- and double-gate device fabrication and their
respective electrical characteristics. The bottom gate device was staggered with a
TEOS passivation layer and the double gate device was a staggered passivated bottom
gate with the addition of a coplanar top gate. The response of these devices to bias
stress will be discussed. Finally, proposed mechanisms for voltage shifts due to bias
stress will be explored.
2.1 Device Fabrication
In order to simulate a glass substrate a 6-inch Si wafer is oxidized. A 50 nm Mo gate
is sputter deposited and then patterned by subtractive wet etch. A 100 nm SiO2 gate
dielectric is deposited by plasma-enhanced chemical-vapor deposition (PECVD), with
TEOS as the precursor. The dielectric is then densified in a nitrogen ambient for 2
hours at 600◦C. A 50 nm IGZO film is deposited by RF sputter from a target with
an In:Ga:Zn:O atomic ratio of 1:1:1:4, and then patterned by subtractive etching in
a dilute HCl mixture. Gate contacts are patterned and etched in 10:1 buffered HF.
A 300 nm Mo/Al bilayer is deposited by DC sputter for a source and drain region
having been previously defined by lift-off processing. A 100 nm SiO2 passivation layer
is then deposited by PECVD, with TEOS as the precursor. A 4-hour anneal in an
oxygen ambient is then performed followed by a 5-hour oxygen ramp-down. The gate
8
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contact regions were opened, and top-gate electrodes were then defined for double
gate devices using evaporated aluminum with a lift-off resist process. Source/drain
contacts were then opened for electrical probing. A top-down micrograph and cross-
sectional illustration of the resulting structure may be seen in Fig. 2.1.
Figure 2.1: Cross-section schematics of bottom and double-gate TFTs. The bottom gate
device has staggered gate-source/drain electrodes. The double-gate device has the staggered
electrode configuration of the bottom gate device, with the addition of a co-planar top gate.
2.2 Device Performance
Electrical testing was done on TFT structures using an HP-4156 parameter analyzer.
TFT channel dimensions were width of 100 µm and length as indicated. All ID-
VGS transfer characteristics presented were taken with a gate voltage up-sweep unless
otherwise noted, with low-drain and high-drain bias conditions at 0.1 V and 10 V,
respectively.
2.2.1 Long-Channel Behavior
The transfer characteristics of long-channel (L = 24 µm) bottom and double-gate
TFTs fabricated using the process flow described in 2.1 are shown in Fig. 2.2. The
bottom gate device demonstrated weak control over back-channel interface traps, with
a relatively shallow sub-threshold and DIBL-like separation between low-drain and
high-drain characteristics. The double-gate device demonstrated steep sub-threshold,
a threshold voltage that is right shifted from the BG device, as expected, and added
current drive due to the additional accumulated electron charge. [12]
9
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Figure 2.2: Transfer characteristics of long-channel (L = 24 µm) devices with bottom
(left) and double (right) gate electrode configurations.
2.2.2 Bias Stress Response
After initial transfer characteristics were collected the response of 24 µm devices to
negative (NBS) and positive (PBS) bias stress was observed. The gate was held at
-10 V and 10 V with all other terminals at 0 V for negative and positive bias stress,
respectively. Measurements were taken at various intervals over an accumulated time
of 10,000 seconds under bias-stress. Under positive bias stress the bottom gate device
showed a negligible shift; however, negative bias stress resulted in a pronounced left
shift, approximately 1.5 V, as shown in Fig. 2.3. The pre-stress characteristic indicates
poor control over interface traps as shown by a shallow sub-threshold slope. Time
under negative bias stress appears to ionize oxygen vacancies which manifests as fixed
positive charge. As such, a lower gate voltage for electron channel charge results in a
left shift in threshold voltage[12]. Sub-threshold slope steepening was also observed
and is attributed to fixed charge behavior; fewer interface traps filling and emptying,
for example.
10
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Figure 2.3: Response of bottom gate devices to a) positive bias stress and b) negative
bias stress
Double-gate devices, on the other hand, exhibited a significant parallel right shift
in transfer characteristics under both negative and positive bias stress, as shown in
Fig. 2.4. Due to the overlapped co-planar top-gate and source/drain electrodes the
double-gate devices experience electron injection and trapping in the oxide regions
between those overlapped terminals. This effect is hypothesized to be responsible
for the parallel right shift observed under positive bias stress. Similar to positive
bias stress, the double-gate device also experiences charge injection and trapping in
the oxide regions under negative bias stress, which supports a right-shift; however
the magnitude of the observed shift is less than that under positive bias stress. It is
hypothesized that the negative bias stress left shift response of the bottom gate device
is simultaneously operative on the double-gate device. The resulting stress response
is then attributed to the superposition of the two distinct charge mechanisms. [12]
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Figure 2.4: Response of double-gate devices to a) positive bias stress and b) negative bias
stress. (c) Double gate device transfer characteristic voltage shift over time under negative
and positive bias stress.
2.3 1-D Device Model
2.3.1 Initial Model
A SPICE level-2 model which uses an effective mobility model to account for mobility














where an effective mobility model, shown in (2.2), is used to account for the normal




1 + (VGS − VT ) θ
(2.2)
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Using a least mean squares method the threshold voltage, field-dependent mobility,
and theta term were extracted. An example fit for the linear mode of operation can
be seen in Fig. 2.5.




















 = -2.5 V
µ
TH
 = 8.10 cm2/Vs
θ = -0.035
NRMSE = 2.1 %
Measured Data
Model Fit
Figure 2.5: Measured and modeled linear ID-VGS transfer characteristics.
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2.3.2 Model Refinement
Even though the initial model was able to describe on-state behavior it had one major
flaw. Linear and saturation were coupled together with a common mobility but were
given separate threshold voltages. This degree of freedom was given in order to
determine the current at any drain voltage, however, it is not an accurate metric. For
any device all modes of operation should have the same threshold voltage. In order
to fix this issue a new model was created that couples all modes of operation together
with the same parameter set. As shown in Eq. 2.4 the gradual channel approximation











1 + θ′[VDD − (VGS − VT )]
(2.4b)
Using a least mean squares method the threshold voltage, field-independent mo-
bility, and theta terms were extracted. An example fit for the linear and saturation
modes of operation can be seen in Fig. 2.6.
Figure 2.6: Measured and modeled linear and saturation ID-VGS transfer characteristics.
The measured data and model are represented by circles and a solid line, respectively.
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2.4 Terada-Muta Analysis of IGZO TFTs
To make full use of the parameter extraction method previously described, Terada-
Muta analysis was performed on IGZO TFTs to determine ∆L. The measured ∆L
and from Fig. 2.7 was 3µm for both a Ti/TiN and a Mo/Al contact metal. There is
good correlation between the lithography bias shown in Fig. 2.8 and the Terada-Muta
extracted ∆L. The lithography bias is a result of the lift-off resist undercutting the
photoresist and is intrinsic to any device configuration which utilizes lift-off process-
ing.






























Figure 2.7: Terada-Muta analysis of IGZO TFTs.
Figure 2.8: S/D lift-off lithography bias with a mask defined channel length of 6 µm.
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2.5 Summary of Preliminary Research
Bottom- and double-gate devices were fabricated using the process flow presented
in 2.1. Electrical testing was performed on 24 µm devices and device transfer char-
acteristics were compared. In comparison to the bottom gate, double-gate devices
showed a steeper sub-threshold slope and a right-shifted transfer characteristic. The
response of these devices to negative and positive bias stress was then observed. The
bottom gate devices exhibited a negligible shift and a significant left shift under pos-
itive and negative bias stress, respectively. The left shift under negative bias stress
is attributed to ionized oxygen vacancies manifesting as fixed positive charge. The
double-gate devices, on the other hand, exhibited a significant right shift under both
positive and negative stress. Under positive bias stress the coplanar top gate exhibits
charge injection and trapping in the underlying oxide, resulting in a right shift. The
right shift under negative bias stress is attributed to a superposition of the charge
mechanisms present in bottom gate devices under negative bias stress and double-gate
devices under positive bias stress. A device model that utilized an effective mobility
model was presented. Using a least mean squares method the operation mode inde-
pendent threshold voltage, field-dependent mobility, and theta terms were extracted.
This model presented a 2-3% root mean squared error.
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Single and Double Gate TFTs
In order to properly assess the compatibility of a silicon substrate based IGZO TFT
process flow with glass substrates a series of experiments was designed. First, a new
photomask was designed that enabled fabrication of all gate electrode configurations
within each test chip. Using the process flow described in Sec. 3.2 IGZO TFTs were
fabricated on four wafers, two glass substrates and two silicon substrates with a thick
grown oxide. Of those wafers one of each substrate type was fabricated without ALD
Al2O3in order to determine the effect of a capping layer on device performance.
3.1 New Mask Design
When comparing the electrical performance of varying gate electrode configurations
it is of paramount importance that the interface between channel and gate dielectric
regions be the same for all devices. One way for this to be achieved is for devices
with all possible gate electrode configurations be processed under the exact same
conditions. To this end, a new layout has been created that enables the fabrication
of all gate configurations within each test chip. There are also several options in
electrode overlaps and underlaps for an additional study on the susceptibility to bias-
stress. An image of the test chip can be seen in Fig. 3.1. In order to fully assess the
electrical characteristics of fabricated TFTs the test chip contains double, bottom,
and top gate transistors with combinations of widths and lengths ranging from 48
µm to 6 µm. These combinations are then replicated twice in order to accommodate
17
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differing electrode overlaps for the top and bottom gate. For example, one iteration of
devices has the top gate overlapping the source/drain region by 4 µm and the bottom
gate under-lapping the source/drain region by 2 µm, and vice-versa. A depiction of
gate overlap and underlap can be seen in Fig. 3.2. These variations of overlap and
underlap are to be used to test the hypothesis of charge injection in the gate dielectric
causing an exaggerated bias stress susceptibility. Besides stand-alone transistors the
test chip also contains the following test-structures: square capacitors, inter-digitated
capacitors (IDCs), Van-Der Pauws, ring oscillators, and inverters.
Figure 3.1: An image of the new reticle design for IGZO TFTs. This reticle enables all
electrode configurations to be present on one wafer.
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Figure 3.2: An example of gate to source/drain overlap and underlap.
3.2 Device Fabrication
In order to simulate a glass substrate a 650 nm oxide is grown on a silicon substrate.
A 50 nm Mo gate is sputter deposited and then patterned by subtractive wet etch.
A 100 nm SiO2 gate dielectric is deposited by plasma-enhanced chemical-vapor de-
position (PECVD), with TEOS as the precursor. The dielectric is then densified in
a nitrogen ambient for 2 hours at 600◦C. An optional 10-15nm ALD Al2O3 capping
layer can then be deposited. A 70 nm Ti/TiN bilayer is deposited on half the wafer
by DC sputter for a source and drain region having been previously defined by lift-off
processing. A 50 nm IGZO film is deposited by RF sputter from a target with an
In:Ga:Zn:O atomic ratio of 1:1:1:4, and then patterned by subtractive etching in a
dilute HCl mixture. A 300 nm Mo/Al bilayer is deposited on the remaining half of
the wafer by DC sputter for a source and drain region having been previously defined
by liftoff processing. A 100 nm TEOS SiO2 passivation layer is then deposited by
PECVD. An 8-hour anneal in an oxygen ambient is then performed followed by a
2-hour oxygen ramp-down. An optional 10-15 nm ALD Al2O3 capping layer can then
be deposited. Gate and source/drain contact regions are then patterned and opened
in a 10:1 BOE etch for 5 min. A 500-750 nm pure aluminum film is then deposited by
evaporation. Top gate electrodes and metal traces are then defined and patterned by
subtractive wet etch. A step by step illustration of the process flow as well as a top-
down micrograph and cross-sectional illustration can be seen in Fig. 3.3 and Fig. 3.4.
A summary of the fabrication differences for each wafer can be seen in Table 3.1.
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Figure 3.3: A step by step illustration of device fabrication. Process flow is as follows: a)
Barrier oxide growth, b) Bottom gate deposition and patterning, c) Bottom gate dielectric
deposition, d) DGTS S/D deposition and patterning, e) IGZO deposition and patterning,
f) DGBS S/D deposition and patterning, g) Top gate dielectric deposition, and h) Top gate
deposition and patterning. An ALD capping layer can be deposited on top of either or both
gate dielectric.
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Figure 3.4: Fabrication results in a) double-gate from top gate on the left hand half and b)
double-gate from bottom gate on the right hand half of the wafer. c) An optical microscope
image of a double-gate with a staggered bottom gate IGZO TFT.
Table 3.1: Summary table of fabrication differences between each wafer. All wafers contain
all possible device configurations.
Wafer Substrate Type Capping Layer Electrode Configuration
1 Silicon None All
2 Silicon 10 nm Al2O3 All
3 Glass None All
4 Glass 10 nm Al2O3 All
21
CHAPTER 3. SINGLE AND DOUBLE GATE TFTS
3.3 Bottom Gate TFTs
Figure 3.5: ID-VGS transfer characteristics of staggered bottom gate devices, with different
rest times.
The ID-VGS transfer characteristics for staggered bottom gate devices with W/L =
24/24µm and W/L = 24/12µm can be seen in Fig. 3.5. Upon testing these devices
exhibited a poor subthreshold slope and a 1 to 2 volt separation between low and
high drain characteristics. Subthreshold separation usually occurs for one of two
reasons, either the device was under-oxidized or over-oxidized during anneal. From
the results of previous research [13] it was determined that the devices were over-
oxidized rather than under-oxidized. For the process lot used in this study, the
only difference in fabrication was that the passivation TEOS was deposited 2-3 days
after IGZO deposition. In previous process lots, the passivation material generally
was not deposited until a week or two after IGZO deposition. Since remarkable
staggered bottom gate transfer characteristics were successfully realized with an eight
hour O2 anneal it is believed that a difference in the IGZO channel material caused
the over-oxidation. Mainly, it is suspected that the IGZO process lot in this study
was not given enough time to sit in room ambient before the passivation layer was
deposited. In order to test this hypothesis, passivated staggered bottom gate devices
were fabricated using IGZO that was sputtered approximately two months prior.
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After mesa and source/drain patterning the wafer was cleaved and half of the wafer
was annealed for 8-hours in an O2 ambient. Directly after anneal, a 10 nm ALD Al2O3
film was deposited and contacts were patterned.
As per Fig. 3.5, devices that underwent an 8-hour O2 anneal and were delayed
for 2-months before passivation have a right-shifted VT and a superior subthreshold
slope. In comparison, devices that were delayed for 2-days before passivation are
severely distorted, displaying a left-shifted VT and subthreshold separation. From
this data, a hypothesis has been developed to explain this aging phenomenon. It is
believed that after deposition the IGZO film contains a high amount of interstitial
oxygen. As the film sits in a room ambient the oxygen is released into the air until
an equilibrium level is reached. As such, the longer the film sits in room ambient the
more oxygen is released. However, if a passivation material is deposited immediately
after IGZO deposition the interstitial oxygen is not allowed to release. As such, upon
introduction to an O2 anneal the film contains a super-saturated amount of oxygen
which results in an over-oxidation of the film if the anneal is too long, as shown in
Fig. 3.5.
This aging effect is thought to affect the electrostatics of the TFT back channel.
Therefore, an electrical comparison of bottom gate TFTs between each process differ-
ence was not able to be collected as all processed wafers appear to be compromised.
All other gate electrode configurations, however, appear to be able to compensate
for this effect and regain control over the IGZO back channel. This being the case a
statistical analysis and electrical comparison of all other gate-electrode configurations
was obtained. However, a definitive conclusion towards a superior gate-electrode con-
figuration and differences between processes cannot be made as these devices are most
definitely compromised.
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3.4 Double Gate with Staggered Bottom Gate (DGBS) TFTs
3.4.1 Electrical Characteristics
The ID-VGS transfer characteristics of double-gate with staggered bottom gate devices
on wafers 1−4 1 outlined in Table 3.1 can be seen in Fig. 3.6. Representative extracted
parameters for the four treatments can be seen in Table 3.2. On silicon wafers with
an ALD capping layer a right shift in VT is observed along with a decline in mobility
and subthreshold slope. The opposite trend appears on the glass wafers for VT and
subthreshold slope. With an ALD capping layer, a left shift occurred in VT and the
subthreshold slope steepened on the glass wafer. One possibility for this reversal in
device behavior is that the gate dielectric thickness could be slightly different on the
glass wafers as compared to the silicon ones. Also, it must be noted that all device
parameters were extracted assuming the electrostatics of a single gate configuration
and the same oxide capacitance.

























Figure 3.6: ID-VGS transfer characteristics of W/L = 24/24 µm double-gate from bottom
gate TFTs.
1Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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Table 3.2: Extracted electrical characteristics of W/L = 24/24 µm double-gate from bot-
tom gate TFTs.
Wafer VT (V) σ (V) µ0 (cm
2/Vs) σ (cm2/Vs) SS (mV/dec) σ (mV/dec)
1 0.2 0.2 14.35 1.24 267 48
2 1.1 0.3 12.92 1.98 354 77
3 −0.1 0.3 15.47 0.68 323 81
4 −0.6 0.2 13.64 1.02 229 74
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Figure 3.7: Box plots of extracted parameters for DGBS on wafers 1− 4.
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To determine the behavior of the population of wafers 1−4 2 a sample of 25 devices
were measured from each wafer. The notch of a boxplot represents the confidence
interval of the median. When the notches of separate boxplots overlap it can be
assumed with a 95% confidence level that the sample set is from the same population.
Since there are no overlapping notches, Fig. 3.7 shows that there are clear difference in
VT , µ0 and SS between each of these treatments. When considering device operation
wafer one shows a superior subthreshold slope and mobility; however, wafer three is
close runner up with a tight distribution in mobility.
3.4.2 Summary of Results DGBS
Silicon substrates show a right shift in threshold voltage but a decline in subthresh-
old slope with the inclusion of an ALD capping layer. Glass substrates, however,
show a left shift in threshold voltage and an improvement in subthreshold slope with
the inclusion of an ALD capping layer. Glass substrates also demonstrate a slight
improvement in mobility in comparison to silicon substrates.
2Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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3.5 Double Gate with Staggered Top Gate (DGTS) TFTs
3.5.1 Electrical Characteristics
The ID-VGS transfer characteristics of double-gate with staggered top gate devices
on wafers 3 and 4 3 outlined in Table 3.1 can be seen in Fig. 3.8. Representative
extracted parameters for the two treatments can be seen in Table 3.3. Device results
are missing for the oxidized silicon substrates because of an error in fabrication that
resulted in the deposition of two source/drain regions for these devices. Ignoring noise
floor differences between the treatments it can be seen that an almost perfect overlay
exists between the two transfer curves. As shown in Fig. 3.3 the only difference
between the two treatments is a higher mobility for wafer three. It is believed that
the mobility would be similar if the series capacitance of the ALD capping layer was
considered. As such, it can be claimed that an ALD capping layer has little to no
effect on the transfer characteristics of a double-gate device with staggered top gate
and coplanar bottom gate configuration.




















 @ 0.1V & 10V
Wafer 3
Wafer 4
Figure 3.8: ID-VGS transfer characteristics of W/L = 24/24 µm double-gate from top gate
TFTs.
3Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
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Table 3.3: Extracted electrical characteristics of W/L = 24/24 µm double-gate from top
gate TFTs.
Wafer VT (V) σ (V) µ0 (cm
2/Vs) σ (cm2/Vs) SS (mV/dec) σ (mV/dec)
3 0.4 0.3 16.51 1.52 294 33
4 0.4 0.5 14.94 2.32 296 37
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Figure 3.9: Box plots of extracted parameters for DGTS on wafers 3− 4.
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To determine the behavior of the population of wafers three and four 4, a sample
of 25 devices were measured from wafer three. Due to a yield issue on the wafer only
a sample of 15 devices was able to be measured on wafer four. It is believed that this
issue was caused by non-uniformity during the dielectric deposition step. As a result,
the true median of the devices is not able to be determined with a 95% confidence
level. In Fig. 3.9 this is represented by a notch going beyond the interquartile range.
Even with this issue, however, it can be seen that an overlap occurs for VT and
subthreshold slope, which means that the sample sets are possibly from the same
population. To truly determine if the sample sets are similar a larger sample size is
needed.
3.5.2 Summary of Results DGTS
For both treatments on the glass substrates no difference can be observed between
the transfer curves. In the transfer characteristics a decline in mobility can be seen
for the ALD capping layer treatment. However, it is believed that the mobility would
be similar if the series capacitance of the ALD capping layer was considered when
extracting parameters.
4Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
29
CHAPTER 3. SINGLE AND DOUBLE GATE TFTS
3.6 Staggered Top Gate (TGS) TFTs
3.6.1 Electrical Characteristics
The ID-VGS transfer characteristics of staggered top gate devices on wafers 3 − 4 5
outlined in Table 3.1 can be seen in Fig. 3.10. Representative extracted parameters for
the four treatments can be seen in Table 3.4. As with the double-gate with staggered
top gate devices results are missing for the oxidized silicon substrates because of an
error in fabrication that resulted in the deposition of two source/drain regions for
these devices. The device from wafer three shows a right shifted curve and little to
no separation between low and high drain curves. The wafer three device also shows
a superior subthreshold slope however, the current drive of both devices is identical.
As such, it the device on wafer four displays weaker control over defect states and the
channel than that on wafer three.




















 @ 0.1V & 10V
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Wafer 4
Figure 3.10: ID-VGS transfer characteristics of W/L = 24/24 µm staggered top gate TFTs.
5Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
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Table 3.4: Extracted electrical characteristics of W/L = 24/24 µm staggered top gate
TFTs.
Wafer VT (V) σ (V) µ0 (cm
2/Vs) σ (cm2/Vs) SS (mV/dec) σ (mV/dec)
3 0.5 0.5 9.60 0.32 398 25
4 −0.1 0.1 9.45 0.40 502 98




















































Figure 3.11: Box plots of extracted parameters for TGstg on wafers 3− 4.
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To determine the behavior of the population of wafers 3 and 4 6 a sample of 25
devices were measured from each wafer. As with the double-gate with staggered top
gate devices a smaller sample set, 10 devices, was obtained for wafer four because of
a yield issue. As such, the true medians of the wafer four device characteristics are
not able to be determined with a 95% confidence level. If the region of the notch
beyond the interquartile range is considered invalid then only the mobility of the
two samples overlap. From transfer characteristics alone, a glass substrate without
an ALD encapsulation layer can be considered superior for the staggered top gate
configuration.
3.6.2 Summary of Results TGS
Characteristics for the silicon substrates were not extracted due to a fabrication issue
that resulted in two source/drain regions for these devices. On the glass substrates, a
steeper subthreshold is observed for the no-ALD barrier treatment. The characteristic
of wafer four seems to lend itself to a different distribution of trap states in the channel.
This is believed to cause the spreading out and separation in the transfer curve.
6Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
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3.7 Coplanar Top Gate (TGC) TFTs
3.7.1 Electrical Characteristics
The ID-VGS transfer characteristics of coplanar top gate devices on wafers 1 − 4 7
outlined in Table 3.1 can be seen in Fig. 3.12. Representative extracted parameters
for the four treatments can be seen in Table 3.5. While all the treatments show
reasonable off-state characteristics the subthreshold and on-state operation is a bit
challenged. For starters, all treatments show a suboptimal average subthreshold slope.
Also wafer three shows a separation between the low and high drain characteristics
while wafer one shows a hysteresis-like effect. While wafers 2 and 4 don’t show
separation between the low and high drain curves their current drive is slightly less
than that of wafers 1 and 3. The lower current drive of coplanar top gate devices
is the result of thicker oxide near the edge of the channel due to the topology of
the metal S/D regions. The lowered capacitance in these areas makes it difficult to
control the channel where this topology occurs.

























Figure 3.12: ID-VGS transfer characteristics of W/L = 24/24 µm coplanar top gate TFTs.
7Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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Table 3.5: Extracted electrical characteristics of W/L = 24/24 µm coplanar top gate TFTs.
Wafer VT (V) σ (V) µ0 (cm
2/Vs) σ (cm2/Vs) SS (mV/dec) σ (mV/dec)
1 0.3 1.0 4.86 1.72 404 73
2 0.6 1.1 4.77 2.51 544 209
3 −1.3 1.2 2.08 1.58 404 57
4 −0.5 1.4 3.06 1.53 329 59















































Figure 3.13: Box plots of extracted parameters for TGcop on wafers 1− 4.
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To determine the behavior of the population of wafers 1 − 4 8 a sample of 25
devices were measured from each wafer. As can be seen in Fig. 3.13 the coplanar top-
gate configuration appears inferior to other electrode configurations. Each treatment
appears to have a wide spread on all device characteristics. To truly determine if the
sample sets are similar and to get more defined distribution a larger sample size is
required.
3.7.2 Summary of Results TGC
While the coplanar top gate configuration is the easiest and quickest to fabricate the
low quality electrical characteristics outweigh the efficiency gains. For all process
modifications a low mobility and high subthreshold swing is observed. Also, when
devices were fabricated on glass the electrical performance was degraded. These
devices also presented a lower current drive as a result of thicker oxide near the edge
of the channel due to the topology of the metal S/D regions. The lowered capacitance
in these areas makes it difficult to control the channel where this topology occurs.
8Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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3.8 Evaluation of Electrode Configurations
This section presents a quantitative analysis of DGBS, DGTS, TGcop, and TGstg
configurations with a glass substrate and an ALD capping layer. An overlay of ID-
VGS transfer characteristics can be seen in Fig. 3.14. It is important to note that the
coplanar top gate configuration has a max current roughly one order of magnitude
less than the other configurations This is thought to be the result of thicker oxide
near the edge of the channel due to the topology of the metal S/D regions. The
lowered capacitance in these areas makes it difficult to control the channel where this
topology occurs.maximum current roughly one order of magnitude less than the other
configurations.
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Coplanar Top Gate
Figure 3.14: ID-VGS transfer characteristics of W/L = 24/24 µm devices with a glass
substrate and ALD capping layer.
To further quantify the difference in these configurations box plots were generated
in Fig. 3.15. The sample size of all device configurations was 25. There is a noted
improvement in µ0 when going from a top-gate configuration to either double-gate
configuration. This is a result of the double-gate µ0 being calculated with a COX ′
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value consistent with a single-gate. Due to its improved subthreshold performance the
double-gate with a staggered top gate could be the optimal electrode configuration;
however, a larger sample size is required to make a definitive conclusion.












































Figure 3.15: Extracted parameters from W/L=24/24 µm devices with a glass substrate
and ALD capping layer.
3.8.1 Bias Stress Stability
The bias-stress stability of TFTs is an important parameter when considering the
lifetime of a display. Over time bias-stress can lead to VT shifts which affect the
display brightness and may eventually result in sub-pixels not turning either on or
off. To evaluate the stability of the TFTs each device configuration will be considered
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but only devices fabricated on a glass substrate will be evaluated. The TFT chan-
nel dimensions are W/L = 24/24µm. An initial measurement was performed, then
devices were put under stress according to the conditions listed in Table 3.6. Imme-
diately following the stress the devices were measured again. These ID-VGS transfer
characteristics can be seen in Figs. 3.16–3.19.





Stress Time (min) 60
Figure 3.16: Negative (right) and positive (left) bias stress response for devices of W/L
= 24/24 µm for DGBS configuration of wafer three and four.
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As seen in Fig. 3.16 the double-gate with a staggered bottom gate on wafer 3
shows moderate instability after both negative bias stress (NBS) and positive bias
stress (PBS). Notably, a parallel left shift is seen after NBS and a parallel right shift
is seen after PBS. On the other hand wafer four showed a very slight parallel left
shift after PBS and no shift after NBS. Due to a lack of sampling it is impossible to
conclude if an ALD capping layer really improves bias stress stability or if this is an
anomaly.
Figure 3.17: Negative (right) and positive (left) bias stress response for devices of W/L
= 24/24 µm for DGTS configuration of wafer three and four.
As seen in Fig. 3.17 the double-gate with a staggered top gate on wafer 3 shows
significant instability after PBS. Notably, a parallel right shift is observed after PBS.
Stability was better with NBS with no discernible shift observed after one hour under
stress. With an ALD capping layer, the transfer characteristics seem more stable
39
CHAPTER 3. SINGLE AND DOUBLE GATE TFTS
under both bias conditions. For both NBS and PBS no discernible shift was observed
after one hour under stress. Much like the double-gate with a staggered bottom
gate configuration, additional sampling is required to conclude that an ALD barrier
improves bias stress stability.
Figure 3.18: Negative (right) and positive (left) bias stress response for devices of W/L
= 24/24 µm for TGS configuration of wafer three and four.
For wafer three the staggered top gate configuration behaves much like its re-
spective double-gate configuration, as can be seen in Fig. 3.18. No discernible shift
was observed after one hour under NBS and a significant right shift, ≈3 volts, was
observed after one hour under PBS. On the other hand, wafer four showed a signif-
icant left shift after PBS. Interestingly, an improvement in subthreshold slope and
separation can be seen after PBS. However, due to lack of sampling it is unknown if
this is an anomaly. Much like wafer three no discernible shift was observed after one
hour under NBS.
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Figure 3.19: Negative (right) and positive (left) bias stress response for devices of W/L
= 24/24 µm for TGC configuration of wafer three and four.
For wafer three the coplanar top gate shows significant instability after PBS, as can
be seen in Fig. 3.19. Notably, a parallel right shift and slight subthreshold separation
is seen after PBS. Stability was better after NBS with only a slight left shift being
observed. After PBS, wafer four showed the same amount of subthreshold separation
but not as significant of a right shift as wafer 3. Under NBS however, no shift in the
transfer curve can be seen. Instead, a large subthreshold separation and degradation
of subthreshold slope can be observed.
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3.9 Summary of Single and Double Gate TFTs
A new photomask was created that enables the fabrication of all gate configurations
within each test chip. Using the proces flow outlined in Sec. 3.2 all possible device
configurations were fabricated on glass and oxidized silicon substrates. In order to
determine if an ALD capping layer affects device electrical characteristics one of
each substrate type was fabricated without ALD Al2O3 on top of the TEOS layers.
Transfer characteristics for each configuration were then extracted and compared.
Due to a possible IGZO aging phenomena all devices experienced an over-oxidizing
anneal. As such, the staggered bottom gate devices displayed a degraded subthreshold
slope and a one volt separation between the low and high drain characteristics. This
aging effect is hypothesized to be the result of interstitial oxygen being released from
the IGZO material into room ambient.
Compared to the other device configurations both double-gate configurations show
an improved subthreshold slope, a right-shifted VT , and an improvement in mobility.
It was also observed that an ALD capping layer has little to no effect on the electrical
performance of double-gate configurations. The staggered top gate configuration
was superior to the coplanar top gate which suffered from low current drive, poor
subthreshold slope, and degraded mobility. The single gate configurations showed a
discernible difference between devices with and without an ALD capping layer. This,
however, may be a consequence of the devices being over-oxidized.
More lateral shifting is observed in the single gate configurations under positive
bias stress. For the double-gate configurations no discernible shift is observed under
both positive and negative bias stress when an ALD capping layer is present in the de-
vice structure. This may show that an ALD capping layer is useful for the suppression
of bias stress instabilities; however, as previously stated this may be a consequence
of over-oxidation and as such more future research is required. The combined results
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indicate that the double-gate with a staggered top gate configuration is superior for
transfer characteristics and bias stress susceptibility. Variants on source/drain to gate
overlap were not bias stress tested as the results would not be conclusive, due to the
device compromise. A qualitative summary of all electrical results can be seen in
Table 3.7.
Table 3.7: A qualitative summary of all electrical tests carried out on all electrode config-
urations.
Transfer Characteristics
DGBS TGC DGTS TGS
Oxidized Si Glass Oxidized Si Glass Glass Glass
VT Good Ok Good Bad Good Ok
µ0 Good Good Bad Bad Good Ok
SS Good Good Bad Bad Good Bad
Bias Stress Response
DGBS TGC DGTS TGS
ALD No ALD ALD No ALD ALD No ALD ALD No ALD
PBS Good Bad Ok Bad Good Bad Bad Ok
NBS Good Bad Ok Ok Good Good Good Good
These results are promising and future work will include larger sampling and more
aggressive bias stress testing as well as determining the effect of source/drain to gate
overlap on bias stress susceptibility. These results indicate that the condition of the
secondary interface, which is exposed to processing after the IGZO sputter, is critical
to the final electrical performance of IGZO TFTs. Further understanding of what is






The development of a consistent and reliable parameter extraction model is of para-
mount importance if a quantitative analysis and comparison of different treatments
is required. It is important for this method to add minimum error so that any dif-
ferences observed can be accounted for by processing differences. IGZO TFTs do
not show normal field degradation when operated in linear mode as silicon devices
do as shown in Fig. 4.1. Thus, traditional methods used for silicon devices, such as
extracting VGS at the maximum transconductance for VT do not work. An attempt
to use this method will result in a grossly overestimated VT and subsequently µTH
and µ0. Traditional methods used for IGZO TFTs calculate VT at the maximum of
the derivative of gm. This method provides an acceptable, albeit conservative mea-
surement of VT ; however, this is not a robust method when attempts are made to
automate it.
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Figure 4.1: Linear ID-VGS measurements of a-SI:H (left) and IGZO (right) TFTs.
4.2 Refinement of Spice Level 2 Model
4.2.1 Initial Model Shortcoming
Even though a good match exists between the measured and modeled data, the
original device model was far from perfect. When attempting to model the family
of curves an issue arose where the model could accurately predict the initial and
saturation currents but nothing else, as shown in Fig. 4.2. In the initial model an
effective channel mobility model was used, as shown in Eq. 4.1.
µeff =
µch
1 + (VGS − VTlin)θ
(4.1)
This approximation is appropriate if the carrier mean free path is on the order of
the chemical bond length. In the case of IGZO however, the electron mean free
path is significantly larger than the inter-atomic distance and electron transport is
dominated by band conduction behavior. Therefore, a charge model that separates
the free-charge ratio and channel mobility is required [14].
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Figure 4.2: Representative issue with initial device model. Even though a good transfer
match is observed a match with the family is not guaranteed.
4.2.2 Two Dimensional Charge Model
As shown in Fig. 4.1, IGZO TFT transfer characteristics typically exhibit a concave
upward trend as the gate bias is increased. Also, in IGZO devices the combination
of applied gate and drain voltages determines the occupancy condition of band tail
states, and thus establishes the amount of free-electron charge available, at VGS above
VT . This mechanism, known as drain-impressed deionization, causes the distribution
of occupation of band-tail states to become significantly two dimensional as VDS
is increased. As VGS gets greater than VDS the gate reclaims control over state
occupation however, the 2D effect remains. This effect translates to an effective
potential loss at applied VDS lower than VDSat and as such a loss in saturation current.
This can then be expressed by applying a proportionality constant, α, to VDS, as in
Eq. 4.2 [14].
V ′DS = αVDS (4.2)
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Using µ0η2D in place of µch in the gradual channel approximation, the on-state device











4.2.3 Short Channel Refinement
A family of curves for a 6 µm unpassivated bottom gate IGZO TFT, can be seen in
Fig. 4.3. As can be seen, the family of curves fit is overestimating in areas below
saturation and underestimating in areas above saturation. When this was seen, it
was determined that the channel length is smaller than the mask defined length and
therfore, the smaller length devices display channel-length modulation. From the
Terada-Muta analysis shown in Fig. 2.7 the ∆L for IGZO TFTs fabricated with the
process flow described in Sec. 3.2 was determined to be approximately 3µm. This
means that the 6µm device in Fig. 4.3 actually had a channel length of 3 µm.
In order to properly model these smaller length devices, channel-length modulation
needed to be included into Eq.4.4. In order to account for channel-length modulation




This modification fixes the model up until the drain reaches saturation. Once the
drain voltage reaches saturation, the current will start to decrease as a parabolic slope
since Eq. 4.4 models a concave down parabola. In order to stop the modeled current
from decreasing the slope of the curve at saturation is determined and assumed to
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Figure 4.3: Device models for a 6 µm BGS TFT with (right) and without (left) consid-
eration towards channel-length modulation. The model fit is represented by a dashed line
and the data is represented by a solid line.
be constant from that point forth. In order to determine the slope, the derivative of

















































, Vd > Vdsat (4.7b)
4.3 Methodology
Fitting parameters are extracted from the refined model by means of a least squares
regression strategy with a family of curves of VDS between 0 and 10 V by 0.1 V and
VGS between -5 and 10 V by 0.2 V. First, Eq. 4.4 is modified for use in the linear
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mode of operation where VDS=0.1 V. For this mode of operation, the effects of drain-
impressed deionization are considered negligible so alpha is taken as 1 and Vc is taken








η2D ≈ ηG =
1
1 + θ′[10− (VGS − VT )]
(4.8b)
From the linear form of Eq. 4.4 an initial VT , µo, and θ are extracted. Since this
model can’t predict gate voltages less than VT all data below VT is removed and VT
is extracted again. This procedure is then repeated until VGSmin − Vt ≥ 0. Next,
the parameters extracted from the linear mode of operation are used in the complete
form of Eq. 4.4 in order to extract an initial VC and α. VC and α are then used in a
linear mode version of Eq. 4.4 where the effects of drain-impressed deionization are
not taken as negligible. This allows for new VT , µo, and θ to be extracted. Again,
this process is repeated until VGSmin − Vt ≥ 0. Finally, all five parameters are used as
start locations in Eq. 4.4 and the final values of VT , µo, θ, VC , and α are determined
for a long channel device fit.
If the device displays channel-length modulation, a short channel fit must be used.
First the long channel procedure described above is used in order to determine an
initial guess for each parameter. Next, a least means square analysis is done on Eq.
4.7 using the long channel obtained parameters. For this procedure, VT is fixed, a
channel-length modulation parameter is added, and all other parameters are allowed
to vary. Once the least means square analysis is complete a short channel parameter
set is obtained. A flowchart detailing this procedure can be seen in Fig. 4.4. In
order to allow for convergence, the boundary conditions from 4.9 are used. Using this
routine, the fit in Fig. 4.5 and parameters in Table 4.1 were achieved.
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Figure 4.4: Detailed Flowchart of Parameter Extraction Method
0 ≤ α ≤ 1 (4.9a)
0 ≤ λ ≤ 0.1 (4.9b)
1 ≤ µ ≤ 30 (4.9c)
0 ≤ θ ≤ 1 (4.9d)
0 ≤ VC ≤ 50 (4.9e)
−10 ≤ Vt ≤ 10 (4.9f)
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Table 4.1: Parameters extracted from a staggered bottom gate device with
W/L=100/12 µm
α λ (V −1) µo (cm
2/V s) θ (V −1) Vc (V) VT (V)
0.83 0.017 11.87 0.04 15.8 -1.9






























































Figure 4.5: Overlay of transfer and output characteristics of measured data and the
presented model. Transfer characteristics are shown in linear mode (a) with VDS = 0.1 V,
and saturation mode (b) with VDS = 10 V. (c) Output characteristics with VGS = 2-10 V
in steps of 2 V. In all plots data is represented by points and the fit is a solid line.
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4.4 Analysis of Fabricated Devices
4.4.1 Double Gate with Staggered Bottom Gate
The family of curves of double-gate with staggered bottom gate devices with lengths
of 6 microns can be seen in Fig. 4.6. Parameters extracted using the method presented
in Sec. 4.3 can be seen in Table 4.2. As can be seen, wafer three has roughly half
as much current drive as the other treatments and wafer four has a higher degree
of channel-length modulation. This can be seen as a greater upwards slope in the
saturation region as opposed to an approximately zero slope. Also, for all wafers
it can be seen from the tabulated values of Vc that the strength of drain-impressed
deionization increases as the channel length decreases, with it being stronger on the
glass substrates.
Table 4.2: Parameters extracted from double-gate with staggered bottom gate of each
treatment with length of 6 microns and width of 24 microns. Parameters were extracted
using the method described in Sec. 4.3. 1
Wafer α λ µ θ Vc VT SS
1 0.8 0.016 13.3 0.04 17.3 -0.3 190
2 0.83 0.016 23.22 0.03 16.8 -1.3 201
3 0.85 0.016 14.07 0.06 11.2 0.6 332
4 0.8 0.024 14.3 0.05 11.5 -0.1 249
1Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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Figure 4.6: Family of curves for double-gate with staggered bottom gate with W/L=24/6
for each treatment.
4.4.2 Double Gate with Staggered Top Gate
The family of curves of double-gate with staggered top gate devices with lengths of 6
microns can be seen in Fig. 4.7. Parameters extracted using the method presented in
Sec. 4.3 can be seen in Table 4.3. Much like with the characteristics in Table 3.3 and
Fig. 3.8 the family of curves for the double-gate with a staggered top gate devices look
almost identical, the only difference being a slighter higher maximum current for wafer
three. At 6 micron length both treatments show the same degree of channel-length
modulation and drain-impressed deionization.
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Table 4.3: Parameters extracted from double-gate with staggered top gate of each treat-
ment with length of 6 microns and width of 24 microns. Parameters were extracted using
the method described in Sec. 4.3. 2
Wafer α λ µ θ Vc VT SS
3 0.75 0.024 17.46 0.04 29.7 -0.3 298
4 0.78 0.026 16.01 0.04 28.4 -0.4 296
Figure 4.7: Family of curves for double-gate with staggered top gate with W/L=24/6 for
each treatment.
4.4.3 Staggered Top Gate
The family of curves of staggered top gate devices with lengths of 6 microns can be
seen in Fig. 4.8. Parameters extracted using the method presented in Sec. 4.3 and can
be seen in Table 4.4. As with the respective double configuration these devices show
almost identical family characteristics. For both treatments the degree of channel-
length modulation is exactly the same. Also, it can be seen that the maximum
current of the ALD barrier treatment is slightly less than that of the other treatment,
which could be explained by the higher degree of drain-impressed deionization. Most
interesting to note is that for this electrode configuration both treatments have nearly
identical alpha terms, mobility, and theta terms. These similarities could suggest that
2Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
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the addition of an ALD capping layer has no effect on the electrical characteristics of
a staggered top gate electrode configuration.
Table 4.4: Parameters extracted from staggered top gate of each treatment with length of
6 microns and width of 24 microns. Parameters were extracted using the method described
in Sec. 4.3.3
Wafer α λ µ θ Vc VT SS
3 0.82 0.026 9.78 0.05 15.3 0 438
4 0.81 0.026 10.14 0.05 13.2 0.4 575
Figure 4.8: Family of curves for staggered bottom gate with W/L=24/6 for each treat-
ment.
4.4.4 Coplanar Top Gate
The family of curves of double-gate with staggered top gate devices with lengths of
6 microns can be seen in Fig. 4.9. Parameters extracted using the method presented
in Sec. 4.3 and can be seen in Table 4.5. Of all the wafer treatments, the treatment
on wafer three seems to be the worst. The degree of channel-length modulation is so
strong that the device exhibits a punchthrough-like effect at all current levels. This
3Process differences on wafers as follows: W3-Glass/No ALD, W4-Glass/ALD
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effect can also start to be observed on the wafer four treatment. Also of note is that
the degree of drain-induced deionization is a lot higher on the wafer three treatment,
as seen by a low Vc value. This coupled with possible stress in the film stack due to
warping of the glass wafer during process steps involving a heated chuck could explain
the low current drive of wafers 3 and 4.
Table 4.5: Parameters extracted from coplanar top gate of each treatment with length of
6 microns and width of 24 microns. Parameters were extracted using the method described
in Sec. 4.3. 4
Wafer α λ µ θ Vc VT SS
1 0.75 0.014 3.85 0.01 14.3 -0.5 342
2 0.77 0.017 9.76 0.02 8.2 0.5 223
3 0.71 0.062 1.12 0 4.5 -2.2 384
4 0.71 0.032 2.83 0 29.7 -1.5 251
Figure 4.9: Family of curves for coplanar bottom gate with W/L=24/6 for each treatment.
4Process differences on wafers as follows: W1-Si/No ALD, W2-Si/ALD, W3-Glass/No ALD,
W4-Glass/ALD
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4.5 Summary
IGZO TFT transfer characteristics typically exhibit a concave upward trend as the
gate bias is increased. Thus, traditional parameter extraction methods used for silicon
devices, such as extracting VGS at the maximum transconductance for VT do not
work. In order to account for this a SPICE Level-2 model for parameter extraction
was developed and has been successfully demonstrated. This model attempts to fit
a large family of curves by performing iterative calculations of VT , µ0, θ
′, α, λ, and
Vc to arrive at a solution. This method shows reliable performance with normalized
root mean squared error on the order of 1-2%. For all device electrode configurations
the glass substrates have a higher degree of channel length modulation and drain
impressed deionization. This is believed to be the result of films depositing differently
on the glass or stress in the film stack due to glass warping during process steps
utilizing a heated chuck. Much like the transfer characteristics there is evidence in
the family of curves to support double gate with a staggered top gate as the superior
electrode configuration. The family of curves also supports coplanar top gate as the
most inferior electrode configuration. As previously mentioned this is the result of




5.1 Summary of Work
IGZO has been shown to be a strong contender for future display applications due to
its electrical characteristics being superior to a-Si:H, specifically higher electron mo-
bility and lower operating voltage. Issues performing parameter extraction on IGZO
TFTs make a true quantitative comparison with published work impossible. Tradi-
tional methods developed for silicon are not applicable and can drastically overesti-
mate VT and, consequently, mobility. This issue was solved by developing a parameter
extraction method based on a SPICE level-2 model. This uses a free channel charge
model that accounts for the filling of band-tail states and a mechanism known as
drain-impressed deionization. This mechanism causes the distribution of occupation
of band-tail states to become significantly two dimensional as VDS is increased. This
model was then modified to account for channel length process bias and short-channel
effects such as channel-length modulation. Using a Terada-Muta analysis, the ∆L of
fabricated IGZO TFTs was approximately 3 µm, which corresponds well with an ob-
served lift-off lithography bias. In practice this model provides a good fit to the data
averaging between 1% and 2% normalized root mean squared error.
Using a new photo-mask that enabled fabrication of all TFT electrode configura-
tions in a test chip, a process integration study was performed. The effects of an ALD
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capping layer on device electrical performance and the compatibility of the process
outlined in 3.2 were determined. All possible device configurations were fabricated
on glass and oxidized silicon substrates and transfer characteristics for each config-
uration were extracted and compared. During testing an interesting phenomenon
was observed; the staggered bottom gate devices displayed a degraded subthreshold
slope and a one volt separation between the low and high drain characteristics. As
such, it is believed that the devices experienced an overoxidizing anneal. However,
since staggered bottom gate devices fabricated with the same process flow previously
exhibited remarkable electrical characteristics this result was puzzling. The current
hypothesis for this behavior is that the devices were not allowed to sit long enough
in room ambient before passivation TEOS was deposited. It is hypothesized that
after sputter the IGZO film contains interstitial oxygen that over time is released into
room ambient. As such, if the devices are passivated too soon the interstitial oxygen
is not allowed to escape, thus causing a supersaturation of oxygen to exist in the film
during the anneal. Resulting from this effect an electrical comparison of bottom gate
TFTs between each process difference was not able to be collected as all processed
wafers appear to be compromised. All other gate electrode configurations, however,
manage to compensate for this effect and regain control over the IGZO back channel.
Compared to other device configurations both double-gate configurations show an
improved subthreshold slope, a right shifted VT , and an improvement in mobility. It
was also observed that an ALD capping layer has little to no effect on the electrical
performance of double-gate configurations. The staggered top gate configuration
was superior to the coplanar top gate which suffered from low current drive, poor
subthreshold slope, and degraded mobility. The single gate configurations showed a
discernible difference between devices with and without an ALD capping layer. This,
however, may be a consequence of the devices being over-oxidized.
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After initial device characteristics extracted, each configuration on the glass sub-
strates was subjected to positive and negative bias stresses for one hour. For the
double-gate configurations no discernible shift is observed under both positive and
negative bias stress when an ALD capping layer is present in the device structure.
On the other hand, the double-gate devices without an ALD capping layer showed sig-
nificant right shifting under positive bias stress and little to no shifting under negative
bias stress. This may show that an ALD capping layer is useful for the suppression of
bias stress instabilities; however, this may be a consequence of over-oxidation and as
such more future research is required. In the single gate configurations more lateral
shifting is observed under positive bias stress and similarly exhibit little to no shifting
under negative bias stress.
The combined results indicate that the double-gate with a staggered top gate con-
figuration is superior for transfer characteristics and bias stress susceptibility. These
results are promising and future work will include larger sampling and more aggres-
sive bias stress testing. The results also show that there is a moderate difference to
fabricating on a glass substrate. All differences between the oxidized silicon and glass
substrates are suspected to be the result of stress in the film stack due to warping of
the glass during any process step involving a heated chuck.
5.2 Future Work
Additional work will be performed to understand the mechanism behind IGZO aging
before passivation deposition. All device configurations will then be fabricated on a
single glass or oxidized silicon substrate. These results of this experiment will then be
used to develop a consistent TCAD model which considers each TFT configuration.
Using TCAD, a device model that accurately models double gate on-state electrostat-
ics will be derived. More aggressive bias stress testing will be performed to determine
how resistant these configurations are to positive and negative bias stress.
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Acronyms
ALD Atomic layer deposition
AM-LCD Active-matrix liquid-crystal display
TGC Coplanar Top Gate
DGBS Double Gate with Staggered Bottom Gate
DGTS Double Gate with Staggered Top Gate
asi Hydrogenated amorphous silicon
IDC Interdigitated capacitor
IGZO Indium gallium zinc oxide
LCD Liquid crystal display
LED Light-emitting diode
OLED Organic light-emitting diode
PECVD Plasma-enhanced chemical vapor deposition
TGS Staggered Top Gate
TEOS Tetraethyl orthosilicate
DGBS Double Gate with Staggered Bottom Gate
TFT Thin-film transistor
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Appendix A: Parameter Extraction Matlab Code
function [ vt , mu, theta , alpha , vc ] = m o d e l f i t e x t r a c t i o n ( . . .
width , length , vgs , vds , i d s l i n , idsfam )
%% I t e r a t i v e model f i t u n t i l Vgs−Vt i s > 0
% Puts Vgs in x1 and I d s l i n in y1
x1=vgs ; x2=x1 ; y1=i d s l i n ;
% I n i t i a l curve f i t and e x t r a c t f i t parameters
[ f f i t , go f ] = c r e a t e F i t ( x2 , y1 , width , length ) ;
e x t r a c t l i n = c o e f f v a l u e s ( f f i t ) ;
vt = e x t r a c t l i n (3 ) ; mu = e x t r a c t l i n (1 ) ; theta = e x t r a c t l i n (2 ) ;
% Extrac t vt , mu, t h e t a from l i n e a r data
l o g i c=min( x2 ) − vt>0;
while l o g i c==0
% Round a l l e n t r i e s in x1 to the neares t 1E−1
x1=roundn ( x1 ,−1) ;
% Find the index o f the c l o s e s t Vgs to Vt
indx=find ( x1==2∗roundn ( vt /2 ,−1) ) ;
% Nul l a l l e n t r i e s in x2 and y1 pr i o r to indx
x2 ( 1 : indx ) = [ ] ;
y1 ( 1 : indx ) = [ ] ;
% Determine i n i t i a l vt , u0 , and t h e t a from reduced l i n e a r f i t
[ f f i t , go f ] = c r e a t e F i t ( x2 , y1 , width , length ) ;
% Extrac t Values from Curve Fi t
e x t r a c t l i n = c o e f f v a l u e s ( f f i t ) ;
vt = e x t r a c t l i n (3 ) ; mu = e x t r a c t l i n (1 ) ; theta = e x t r a c t l i n (2 ) ;
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l o g i c=min( x2 ) − vt>0;
end %end wh i l e
% Loop Increment
i n c = 1 ;
while inc<=1
% Recreate Values
vd=vds ; vg=vgs ; id=idsfam ;
% Remove a l l v a l u e s l e s s than v t s ince nonsense
% Round a l l e n t r i e s in vg to the neares t 1E−1
vg=roundn ( vg ,−1) ;
% Find the index o f the c l o s e s t Vgs to Vt
indx1=find ( vg==2∗roundn ( vt /2 ,−1) ) ;
% Nul l a l l e n t r i e s in vg and id p r i o r to indx1
vg ( 1 : indx1 ) = [ ] ;
id ( : , 1 : indx1 ) = [ ] ;
% Turn Data Into Column Vectors
[ vd , vg , id ] = prepareSurfaceData (vd , vg , t ranspose ( id ) ) ;
% Nul l S t a r t Point
s t a r t = [ ] ;
% Use e x t r a c t e d vt , mu, and t h e t a as s t a r t po in t s and f i nd ac t ua l
va l u e s
% I n i t i a l curve f i t and e x t r a c t f i t parameters
[ f f i t 2 , go f2 ] = createFami ly (vd , vg , id , width , length , mu, vt ,
theta , s t a r t ) ;
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e x t r a c t l i n = c o e f f v a l u e s ( f f i t 2 ) ;
alpha = e x t r a c t l i n (1 ) ; vc = e x t r a c t l i n (2 ) ;
% Puts Vgs in x1 and I d s l i n in y1
x1=vgs ; x2=x1 ; y1=i d s l i n ;
% Extrac t vt , mu, t h e t a from l i n e a r data
l o g i c=min( x2 ) − vt>0;
while l o g i c==0
% Round a l l e n t r i e s in x1 to the neares t 1E−1
x1=roundn ( x1 ,−1) ;
% Find the index o f the c l o s e s t Vgs to Vt
indx=find ( x1==2∗roundn ( vt /2 ,−1) ) ;
% Nul l a l l e n t r i e s in x2 and y1 pr i o r to indx
x2 ( 1 : indx ) = [ ] ;
y1 ( 1 : indx ) = [ ] ;
% Re−e va l ua t e curve f i t and e x t r a c t new parameters wi th f u l l
l i n e a r
% f i t
[ f f i t , go f ] = c r e a t e F i t F u l l ( x2 , y1 , width , length , alpha , vc ) ;
e x t r a c t l i n = c o e f f v a l u e s ( f f i t ) ;
vt = e x t r a c t l i n (3 ) ; mu = e x t r a c t l i n (1 ) ; theta = e x t r a c t l i n (2 ) ;
l o g i c=min( x2 ) − vt>0;
end %end wh i l e
% Recreate Values
vd=vds ; vg=vgs ; id=idsfam ;
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% Remove a l l v a l u e s l e s s than v t s ince nonsense
% Round a l l e n t r i e s in vg to the neares t 1E−1
vg=roundn ( vg ,−1) ;
% Find the index o f the c l o s e s t Vgs to Vt
indx1=find ( vg==2∗roundn ( vt /2 ,−1) ) ;
% Nul l a l l e n t r i e s in vg and id p r i o r to indx1
vg ( 1 : indx1 ) = [ ] ;
id ( : , 1 : indx1 ) = [ ] ;
% Turn Data Into Column Vectors
[ vd , vg , id ] = prepareSurfaceData (vd , vg , t ranspose ( id ) ) ;
% Sta r t Points
s t a r t = [ alpha , mu, theta , vc , vt ] ;
% Use e x t r a c t e d vt , mu, and t h e t a as s t a r t po in t s and f i nd ac t ua l
va l u e s
% I n i t i a l curve f i t and e x t r a c t f i t parameters
[ f f i t 2 , g o f f i n a l ] = createFami ly (vd , vg , id , width , length , mu, vt ,
theta , s t a r t ) ;
e x t r a c t l i n = c o e f f v a l u e s ( f f i t 2 ) ;
alpha = e x t r a c t l i n (1 ) ; mu = e x t r a c t l i n (2 ) ; theta = e x t r a c t l i n (3 ) ;
vc = e x t r a c t l i n (4 ) ; vt = e x t r a c t l i n (5 ) ;
% Incrmenent Loop Moniter
i n c=inc +1;
end %end wh i l e loop
end %end func t i on
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function [ f f i t , gof , vt , mu, theta , alpha , vc , lambda ] =
s h o r t c h a n n e l f i t ( . . .
width , length , vgs , vds , ids , vt , mu, theta , alpha , vc )
indx = 1 ; lambda= 0 . 0 5 ;
while indx<=1
% Recreate Values
vd=vds ; vg=vgs ; id=i d s ;
% Remove a l l v a l u e s l e s s than v t s ince nonsense
% Round a l l e n t r i e s in vg to the neares t 1E−1
vg=roundn ( vg ,−1) ;
% Find the index o f the c l o s e s t Vgs to Vt
indx1=find ( vg==2∗roundn ( vt /2 ,−1) ) ;
% Nul l a l l e n t r i e s in vg and id p r i o r to indx1
vg ( 1 : indx1 ) = [ ] ;
id ( : , 1 : indx1 ) = [ ] ;
% Turn Data Into Column Vectors
[ vg , vd , id ] = prepareSurfaceData ( vg , vd , id ) ;
% Sta r t Points
s t a r t = [ alpha , lambda , mu, theta , vc ] ;
% Use e x t r a c t e d vt , mu, and t h e t a as s t a r t po in t s and f i nd ac t ua l
va l u e s
% I n i t i a l curve f i t and e x t r a c t f i t parameters
[ f f i t , go f ] = createFami lyShort (vd , vg , id , width , length , vt , s t a r t
) ;
e x t r a c t l i n = c o e f f v a l u e s ( f f i t ) ;
alpha = e x t r a c t l i n (1 ) ; lambda = e x t r a c t l i n (2 ) ; mu = e x t r a c t l i n (3 ) ;
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theta = e x t r a c t l i n (4 ) ; vc = e x t r a c t l i n (5 ) ;





Appendix B: Process Recipies
Table B.1: CVC 601 Sputter Recipes.







Al 1000 Ar 20 5 500
Mo 1000 Ar 20 2.8 150
Ti 1000 Ar 20 6 322
TiNx 500 Ar/N2 20/22 4.8/1.2 31
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Appendix C: Combined Device Process Flow
# Step Process Parameters Process Details
1 Create Lot
Notebook
Obtain a Cleanroom notebook a
previous notebook can be used
Tape into the notebook:
Process Flow (this document) and
lot split info
Update and insert the file located
in morbo
Important Lot Processing Infor-
mation Sheet
2 Scribe Tool: Diamond Tips Scribe Also make sure all wafers are
scribed correctly.
Scribe monitor wafers with the lot
number and M1 M3 M4. (these
can be found in the monitor wafer
box)
”Print out wafer box label and
tape it on 6” or 4” polypropylene
box”
3 RCA Clean Tool: RCA Bench
4a Thick oxide
growth










5 Mo Sputter Tool: CVC 601
Target: 2 - Molybdenum Want a base pressure of 1.5E-6 be-
fore sputtering Mo
Ar Flow: 20sccm Change the platen according to
wafer size Include glass slide for
thickness measurement and mon-





APPENDIX C. COMBINED DEVICE PROCESS FLOW
Presputter: 300 sec (use shutter)





7 Measure Mo Rs Tool: CDE Resmap
”Recipe: 6”” Rs 61 points”
8 Measure Bow Tool: Tencor P2 Take Vertical and Horizontal
measurements SAVE SCAN and
COPY them to Lot Folder on
morbo.
Recipe: 6 INCH STRESS
Save Files as L**D*H or L**D*V
9 Gate Litho SVG (program 1) or manual dis-
pense SSI (nodispense recipe)
HMDS prime 140C bake HPR 504
100C bake
10 Gate Exposure Tool: GCA Lithography ”Verify stepper is in INTEGRATE
& 6”” Mode”
Tool: SVG Program 1 or
SSI - Develop.rcp
Mask: Hirsch IGZO 1
Job: IGZODG.6in
Pass: P2
Time: 2.8 sec (integrate mode)
Focus: 0
Alignment Marks: N
11 Inspection Tool: Leica Microscope Take Pictures of devices on all
wafers and transfer to morbo.
12 Gate Etch Tool: Wet Bench - Manual Pour the etchant back into bottle
after use
Chemistry: Mo etchant
Time: Until all moly is removed
(about 30 seconds)
13 Inspection Tool: Leica Microscope Take Pictures of devices on all
wafers and transfer to morbo.
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Time: 5 min (each bath)
15 TEOS Tool: P5000 SMFL low stress 1kA TEOS recipe




Time: 12 sec for 1 kA
5 sec for 500 A
16 Densify TEOS Tool: BruceTube 5
Temperature: 600C
Time: 2 hours










Use SVG for HMDS prime ONLY HMDS prime LOR 5A 150C bake
HPR 504 100C bake
SCS spinner for LOR coat (LOR
5A 35sec @ 2k rpm)
1 min 150C hot-plate bake Coat
HPR 504 on SVG track. No
HMDS prime
19 S/D Lift-off ex-
posure
Tool: GCA Lithography Adjust alignment as necessary
Tool: SVG Program 1 or
SSI ”Verify stepper is in INTEGRATE
& 6”” Mode”
Mask: Hirsch IGZO 1
Job: IGZODG.6in No post develop bake
Pass: P4
Time: 2.8 sec (integrate mode)
Focus: 0
Alignment Marks: N
20 S/D metal de-
position
Tool: CVC 601 Cover H1
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Presputter: 300 sec (use shutter)
Dep. Time: 300 seconds
Tool: CVC 601
Target: Ti (TiN)
Ar Flow: 20 sccm
Pressure: 4.8mTorr




Presputter: 300 sec (use shutter)
Dep. Time: 385 seconds + 15 sec
with shutter closed
21 Inspection Tool: Leica Microscope Take Pictures of devices on all
wafers and transfer to morbo.
22 Metal lift-off Tool: Ultrasonic Bench Don’t do tape liftoff on glass
wafers
Perform tape liftoff then use ZnO
dedicated petridish
PG Remover
about 45 min per wafer
23 Inspection Tool: Leica Microscope Take Pictures of devices on all




25 MESA Litho SVG (program 1) or manual dis-
pense SSI (nodispense recipe)




Tool: GCA Lithography Adjust alignment as necessary
Tool: SVG Program 1 or
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SSI - Develop.rcp ”Verify stepper is in INTEGRATE
& 6”” Mode”
Mask: Hirsch IGZO 1
Job: IGZODG.6in
Pass: P1
Time: 2.8 sec (integrate mode)
Focus: 0
Alignment Marks: N
27 Inspection Tool: Leica Microscope Take Pictures of devices on all
wafers and transfer to morbo.
28 IGZO Etch Wetbench Typically 15-20 seconds
Etchant: DI + HCl 6:1 by volume
etch-rate increases with HCl pro-
portion. Use IGZO monitor wafer
for etch-time.
Also look for visual end-point
Time: Depends on thickness
Use ZnO dedicated petridishes
This could be a very fast etch!!!
29 Inspection Tool: Leica Microscope Take Pictures of devices on all
wafers and transfer to morbo.
30 Resist Strip Use acetone + IPA on wet chemi-
cal bench
First strip off resist using acetone
and then before rinsing in DI water
rinse with IPA. Don’t do DI water
rinse right after acetone





Time: 5 min (each bath)
31 Inspection Tool: Leica Microsope Take Pictures of devices on all
wafers and transfer to morbo.
32 S/D Lift-off
Litho
Use SVG for HMDS prime ONLY HMDS prime LOR 5A 150C bake
HPR 504 100C bake
SCS spinner for LOR coat (LOR
5A 35sec @ 2k rpm)
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1 min 150C hot-plate bake Coat
HPR 504 on SVG track. No
HMDS prime
33 S/D Lift-off ex-
posure
Tool: GCA Lithography Adjust alignment as necessary
Tool: SVG Program 1 or
SSI ”Verify stepper is in INTEGRATE
& 6”” Mode”
Mask: Hirsch IGZO 1
Job: IGZODG.6in No post develop bake
Pass: P4
Time: 2.8 sec (integrate mode)
Focus: 0
Alignment Marks: N
34 S/D metal de-
position
Tool: CVC 601 Cover H2





Presputter: 300 sec (use shutter)
Dep. Time: 200 seconds
Tool: CVC 601
Target: 1 Al/Si




Presputter: 300 sec (use shutter)
Dep. Time: 300 seconds
35 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
36 Metal lift-off Tool: Ultrasonic Bench Don’t do tape liftoff on glass
wafers
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Perform tape liftoff then use ZnO
dedicated petridish
PG Remover
about 45 min per wafer
37 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
38 Passivation/
TG Dielectric
Tool: P5000 SMFL low stress 1kA TEOS recipe




Time: 12 sec for 1 A

















SVG (program 1) or manual dis-
pense SSI (nodispense recipe)




Tool: GCA Lithography Adjust alignment as necessary
Tool: SVG Program 1 or
SSI ”Verify stepper is in INTEGRATE
& 6”” Mode”
Mask: Hirsch IGZO 3
Job: IGZODG.6in No post develop bake
Pass: P4
Time: 2.8 sec (integrate mode)
Focus: 0
77
APPENDIX C. COMBINED DEVICE PROCESS FLOW
Alignment Marks: N
43 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
44 G/S/D contact
etch
HF MOS grade 10:1 or PAD etch Etch time set for
Find etch rate first from monitor
wafers
200 nm dielectric thickness
45 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
46 Resist Strip Tool: Wet Bench First strip off resist using acetone
and then before rinsing in DI water
rinse with IPA. Dont do DI water
rinse right after acetone
Solvent: PRS2000
Temp: 90C
Time: 5 min (each bath)
47 TG Metal depo-
sition
Tool: Al Flash Evaporator
Thickness: 250 nm Note the base pressure
48 TG Litho SVG (program 1) or manual dis-
pense SSI (nodispense recipe)
HMDS prime 140C bake HPR 504
100C bake
49 TG Exposure Tool: GCA Lithography Adjust alignment as necessary
Tool: SVG Program 1 or
SSI ”Verify stepper is in INTEGRATE
& 6”” Mode”
Mask Hirsch IGZO 2
Job: IGZODG.6in No post develop bake
Pass: P2
Time: 2.8 sec (integrate mode)
Focus: 0
Alignment Marks: N
50 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
51 Top Gate Etch Tool: Al Etch Wet Bench
Chemistry: Al etchant
Time: Until all Al is removed
52 Resist Strip Tool: Wet Bench
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Solvent: PRS2000
Temp: 90C
Time: 5 min (each bath)
53 Inspection Tool: Leica Microsope Take Pictures of devices on all
SPC wafers and transfer to morbo.
54 Final Testing
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